

Dual Regulators - Synchronous Buck PWM DC-DC and Linear Controller


General Description

The RT9203/A is a dual-output power controllers designed for high performance graphics cards and personal computers. The IC integrates a synchronous buck controller, a linear controller and protection functions into a small 8-pin package.

The RT9203/A uses an internal compensated voltage mode PWM control for simplying design. An internal 0.8V reference allows the output voltage to be precisely regulated to meet low output voltage requirement. A fixed 300kHz oscillation frequency reduces the component size for saving board area.

The RT9203/A also features over voltage protection (OVP) and under voltage lock-out (UVLO).

Ordering Information



Note:

RichTek Pb-free products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- -Suitable for use in SnPb or Pb-free soldering processes.
- -100%matte tin (Sn) plating.


Features

- Operates at 5V
- □ 0.8V Internal Reference
- □ Drives Two N-Channel MOSFET
- Voltage Mode PWM Control
- Fast Transient Response
- Fixed 300kHz Oscillator Frequency
- Dynamic 0 to 100% Duty Cycle
- Internal PWM Loop Compensation
- □ Internal Soft-Start
- Adaptive Non-Overlapping Gate Driver
- Over-Voltage Protection Uses Lower MOSFET
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- PC Motherboard
- ı Cable Modems, Set-Top-Box, and DSL Modems
- DSP and Core Communications Processor Supplies
- i Memory Power Supplies
- Personal Computer Peripherals
- Industrial Power Supplies
- 1 5V Input DC-DC Regulators
- Low Voltage Distributed Power Supplies
- Graphic Cards

Pin Configurations





Typical Application Circuit




Figure 1. RT9203/A powered from 5V





Figure 2. RT9203/A powered from 12V






Layout Placement

Layout Notes

- 1. Put C1 & C2 to be near the MU drain and ML source nodes.
- 2. Put RT9203/A to be near the Cout
- 3. Put CBOOT as close as to BOOT pin
- 4. Put C_{VCC} as close as to VCC pin

Function Block Diagram





Functional Pin Description

BOOT (Pin 1)

This pin provides ground referenced bias voltage to the upper MOSFET driver. A bootstrap circuit is used to create a voltage that is suitable for driving a logic-level N-Channel MOSFET when operating at a single 5V power supply. This pin also could be powered from ATX 12V, in this situation, an internal 6.0V regulator will supply to VCC pin for generating bias required inside the IC.

UGATE (Pin 2)

Connect the UGATE pin to the gate of upper MOSFET. This pin provides the gate drive for the upper MOSFET.

GND (Pin 3)

Signal and power ground for the IC. All voltage levels are measured with respect to this pin.

LGATE (Pin 4)

Connect the LGATE pin to the gate of lower MOSFET. This pin provides the gate drive for the lower MOSFET.

VCC (Pin 5)

This is the main bias supply for the RT9203/A. This pin also provides the gate bias charge for the gate of lower MOSFET. The voltage at this pin is monitored for ensuring a proper power-on reset (POR). This pin is also the out of an internal 6.0V regulator that powered from the BOOT pin when the BOOT pin is directly powered from ATX 12V.

DRV (Pin 6)

This pin is the output of a linear controller. It should be connected to the base of an external bypass NPN transistor or the gate of a N-MOSFET to form a linear low dropout regulator.

FBL (Pin 7)

This pin is connected to the output resistor-divider of an external power transistor or a N-MOSFET based low dropout regulator for regulating and monitoring the output voltage. This pin is also connected to the protection monitor and the invertering input of error amplifier of internal linear regulator inside the IC.

FB (Pin 8)

This pin is connected to the PWM converter's outputdivider for regulating and monitoring the output voltage of buck converter. This pin also connects to the protection monitor and the inverting input of internal PWM error amplifier inside the IC.



Absolute Maximum Ratings

ı Supply Voltage VCC	7V
ı BOOT & UGATE to GND	19V
ı Input, Output or I/O Voltage	GND-0.3V to 7V
Power Dissipation, P _D @ T _A = 25° C	
SOP-8	0.625W
ı Package Thermal Resistance	
$SOP8, \theta_{JA}$	160° C/W
ı Ambient Temperature Range	0°C to +70°C
ı Junction Temperature Range	
ı Storage Temperature Range	
ı Lead Temperature (Soldering, 10 sec.)	260°C

CAUTION:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Characteristics

(V_{CC} = 5V, T_A = 25°C, Unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
VCC Supply Current							
Nominal Supply Current	I _{CC}	UGATE, LGATE open		3		mA	
VCC Regulated Voltage	Icc	V _{BOOT} = 12V	5.0	6.0	7.0	V	
Power-On Reset							
Rising VCC Threshold			3.8	4.1	4.4	V	
VCC Threshold Hysteresis				0.5		V	
Reference							
Reference Voltage	V_{FB}	Both PWM and linear regulator	0.784	0.8	0.816	V	
Oscillator							
Free Running Frequency			250	300	350	kHz	
Ramp Amplitude	Δ V _{OSC}			1.75		V _{P-P}	
PWM Error Amplifier	•						
DC gain			32	35	38	dB	
PWM Controller Gate Driver							
Upper Drive Source	R _{UGATE}	BOOT = 12V BOOT-V _{UGATE} = 1V		7.5	11	Ω	
Upper Drive Sink	R _{UGATE}	V _{UGATE} = 1V		5	8	Ω	
Lower Drive Source	R _{LGATE}	VCC - V _{LGATE} = 1V		3.5	6	Ω	
Lower Drive Sink	R _{LGATE}	V _{LGATE} = 1V		2	5	Ω	
Linear Regulator							
DRV Driver Source		$V_{DRV} = 2V$	100			mA	


To be continued




Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Protection							
FB Over-Voltage Trip		FB Rising	0.9	1		V	
FB & FBL Under-Voltage Trip		FB & FBL Falling		0.5	0.65	V	
Soft-Start Interval				2.5		ms	

RichTek


Typical Operating Characteristics




Time (50ns/Div)




Time (50ns/Div)




Time (2.5ms/Div)




Time (50ms/Div)






Time (5us/Div)













Time (2ms/Div)


















Application Information

The RT9203/A operates at either single 5V power supply with a bootstrap UGATE driver or a 5V/12V dual-power supply form the ATX SMPS. The dual- power supply is recommended for high current applications, the RT9203/ A can deliver higher gate driving current while operating with ATX SMPS based on a dual-power supply.

The Bootstrap Operation

In a single power supply system, the UGATE driver of RT9203/A is powered by an external bootstrap circuit, as shown in the Figure 3. The boot capacitor, C_{BOOT} , generates a floating reference at the PHASE pin. Typically a $0.1\mu F$ C_{BOOT} is enough for most of MOSFETs used with the RT9203/A. The voltage drop between BOOT and PHASE is refreshed to a voltage of VCC - diode drop (V_D) while the lower MOSFET turning on.




Figure 3. Single 5V power Supply Operation

Dual Power Operation

The RT9203/A was designed to supply a regulated 6.0V at VCC pin automatically when BOOT pin is powered by a 12V. In a system with ATX 5V/12V power supply, the RT9203/A is ideal for higher current applications due to the higher gate driving capability, V_{UGATE} = 12V and V_{LGATE} = 6.0V. A RC (10 Ω /1 μ F) filter is also recommended at BOOT pin to prevent the ringing induced from fast poweron, as shown in Figure 4.




Figure 4. Dual Power Supply Operation

Power On Reset

The Power-On Reset (POR) monitors the supply voltage (normal +5V) at the VCC pin and the input voltage at the OCSET pin. The VCC POR level is set to 4.1V with 0.5V hysteresis and the normal level at OCSET pin is set to 1.5V (see over-current protection). The POR function initiates soft-start operation after all supply voltages exceed their POR thresholds.


Soft Start

A built-in soft-start is used to prevent surge current from power supply input during powering on. The soft-start voltage is controlled by an internal digital counter. It slows down and clamps the ramping of reference voltage at the input of error amplifier and the pulse-width of the output driver. The typical soft-start duration is 2.5ms.

Under Voltage and Over Voltage Protection

The voltage presents at FB pin is monitored and protected against OC (over current), UV (under voltage), and OV (over voltage). The UV threshold is 0.5V and OV threshold is 1.0V. Both UV and OV detection are with 30ms delay after triggered. When OC or UV trigged, a hiccup re-start sequence will be initialized, as shown in Figure 5. For RT9203, Only 3 times of trigger are allowed before latching off. But for RT9203A, UVP will be kept in hiccup mode. Hiccup is disabled during soft-start interval.





Inductor Selection

The RT9203/A was designed for $V_{\text{IN}} = 5V$, step-down application mainly. Figure 6 shows the typical topology and waveforms of step-down converter.

The ripple current of inductor can be calculated as follows:


$$IL_{RIPPLE} = \frac{(5V - Vout)}{I} \times Ton$$

Because operation frequency is fixed at 300kHz,

$$Ton = 3.33 \times \frac{Vout}{5V}$$

The V_{OUT} ripple is

VOUT RIPPLE = ILRIPPLE × ESR



ESR is the equivalent series resistor of output capacitor

Table 1 shows the ripple voltage of V_{OUT} at V_{IN} = 5V

Table 1

V _{OUT}	3.3V		2.5V		1.5V		
Inductor	2μΗ	5μΗ	2μΗ	5μΗ	2μΗ	5μΗ	
1000μF (ESR=53mΩ)	100mV	40mV	110mV	44mV	93mV	37mV	
1500μF (ESR=33mΩ)	62mV	25mV	68mV	28mV	58mV	23mV	
3000μF (ESR=21mΩ)	40mV	16mV	43mV	18mV	37mV	15mV	

^{*}Refer to Sanyo low ESR series (CE, DX, PX.....)

The suggested L and C are as follows:

 $2\mu H$ with $\geq 1500 \mu F$ C_{OUT}

 $5\mu H$ with $\geq 1000\mu F$ C_{OUT}




Input / Output Capacitor

High frequency/long life decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance to the PCB trace, as it could eliminate the performance from utilizing these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

The output capacitors are necessary for filtering output and stabilizing the close loop (see the PWM loop stability). For powering advanced high-speed processors, it is required to meet fast load transient requirement. Also high ESR usually induces ripple that may trigger UV or OV protections. So High frequency capacitors with low ESR/ESL capacitors are recommended here.

Linear Regulator Driver

The linear controller of RT9203/A was designed to drive an external bipolar NPN transistor or a MOSFET. For a MOSFET, normally DRV need to provide minimum $V_{OUT2}+VT+$ gate-drive voltage to keep V_{OUT2} as the set voltage. When driving MOSFET operating at a 5V power supply, the gate-drive will be limited at 5V. At this situation, as shown in Figure 7, a MOSFET with low VT threshold (VT = 1V) and set Vout2 below 2.5V are suggested. In V_{BOOT} = 12V operation condition, as Figure 8. shown, VCC is regulated higher than 6V, which providing higher gate-drive capability for driving the MOSFET, V_{OUT2} can be set as $V_{OUT2} \le 3.3V$.






Figure 8

PWM Loop Stability

The RT9203/A is a voltage mode buck controller designed for 5V step-down applications. The gain of error amplifier is fixed at 35dB for simplifying design.

The output amplitude of ramp oscillator is 1.6V, the loop gain and loop pole/zero are calculated as follows:


DC loop gain GA =
$$35dB \times \frac{5}{1.75} \times \frac{0.8}{Vout}$$

LC filter pole Po =
$$\frac{1}{2p\sqrt{LC}}$$

Error Amp pole PA = 300kHz

ESR zero Zo =
$$\frac{1}{2pESR \times C}$$

The RT9203/A Bode plot is as shown in Figure 9. It is stable in most of application conditions.





Reference Voltage

Because RT9203/A uses a low 35dB gain error amplifier, as shown in Figure 10. The voltage regulation is dependent on V_{IN} and V_{OUT} settings. The FB reference voltage of 0.8V were trimmed at $V_{IN}=5V$ and $V_{OUT}=2.5V$. In a fixed $V_{IN}=5V$ application, the FB reference voltage vs. V_{OUT} voltage can be calculated as Figure 11.




Figure 10





Figure 11

Feedback Divider

The reference of RT9203/A is 0.8V. The output voltage can be set using a resistor-divider as shown in Figure 12. Put the R1 and R2 as close as possible to FB pin. R2 value should be less than 1 k Ω to avoid noise coupling issue. The C1 capacitor is a speed-up capacitor for reducing output ripple to meet with the requirement of fast transient load. Typically a 1nF ~ 0.1 μ F is enough for C1.



PWM Layout Considerations

MOSFETs switch very fast in efficiency. The speed with which the current transitions from one device to another causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency and radiate noise, that results in over-voltage stress on devices. Careful the layout for component placement and printed circuit design can minimize the voltage spikes induced in the converter. Consider, as an example, the turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the lower MOSFET or Schottky diode. Any inductance in the switched current path generates a large voltage spike during the switching interval. Care with component selections, layout of the critical components, and use shorter and wider PCB traces that help in minimizing the magnitude of voltage spikes.

There are two sets of critical components in a DC-DC converter using the RT9203/A. The switching power components are most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current.

The power components and the PWM controller should be placed firstly. Place the input capacitors, especially the high-frequency ceramic decoupling capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller near by MOSFETs.

www.richtek.com DS9203/A-07 March 2004

A multi-layer printed circuit board is recommended. Figure 13 shows the connections of the critical components in the converter. Note that the capacitors CIN and COUT represent numerous physical capacitors. Use a dedicated grounding plane and use vias to ground all critical components to this layer. Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node, but it is not necessary to oversize this particular island. Since the PHASE node is subjected to very high dV/dt voltages, the stray capacitance formed between these islands and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal routing. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.





Figure 13



Outline Dimension



Comple ed	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.178	0.254	0.007	0.010	
I	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
М	0.406	1.270	0.016	0.050	

8-Lead SOP Plastic Package

RICHTEK TECHNOLOGY CORP.

Headquarter

5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

RICHTEK TECHNOLOGY CORP.

Taipei Office (Marketing)

8F-1, No. 137, Lane 235, Paochiao Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)89191466 Fax: (8862)89191465

Email: marketing@richtek.com